Abstract : A floating-point unit (FPU) is a part of a computer
INTRODUCTION
An arithmetic unit (AU) is the part of a computer processor (CPU) that carries out arithmetic operations on the operands in computer instruction words. Generally arithmetic unit (AU) performs arithmetic operations like addition, subtraction, multiplication and division. Some processors contain more than one AU -for example, one for fixed-point operations and another for floating-point operations. To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. Typical operations are addition, subtraction, multiplication and division. In most modern general purpose computer architectures, one or more FPUs are integrated with the CPU; however many embedded processors, especially older designs, do not have hardware support for floating-point operations. Almost every language has a floating-point data type; computers from PC's to supercomputers have floating-point accelerators; most compilers will be called upon to compile floating-point algorithms from time to time; and virtually every operating system must respond to floating-point exceptions such as overflow.
The IEEE 754 is a floating point standard established by IEEE in 1985. It contains two representations for floating-point numbers, the IEEE single precision format and the IEEE double precision format. 
IEEE Single Precision

II.
Implementation of Floating Point Arithmetic Unit:
The block diagram of the proposed floating point arithmetic unit is given in figure 2.1. The unit supports four arithmetic operations: Add, Subtract, Multiply and Divide. All arithmetic operations have three stages:
Pre-normalize: The operands are transformed into formats that makes them easy and efficient to handle internally.
Arithmetic core:
The basic arithmetic operations (addition, subtraction, multiplication and division) are done here.
Post-normalize:
The result will be normalized if possible and then transformed into the format specified by the IEEE standard. The unit has following inputs:
1. Two 32-bit operands (opa, opb) 2. One 3-bit operation code (000 = add, 001 = subtract, 010 = multiply, 011 divide ) 3. Rounding modes (00=Round to nearest even: This is the standard default rounding. The value is rounded up or down to the nearest infinitely precise result. If the value is exactly halfway between two infinitely precise results, then it should be rounded up to the nearest infinitely precise even. 01=Round-to-Zero: Basically in this mode the number will not be rounded. The excess bits will simply get truncated, e.g. 3.47 will be truncated to 3.5 10=Round-Up: In this mode the number will be rounded up towards +∞, e.g. 5.2 will be rounded to 6, while -4.2 to -4 11=Round-Down: The opposite of round-up, the number will be rounded up towards -∞, e.g. 5.2 will be rounded to 5, while -4.2 to -5) 4. Clock (Global) The unit has following outputs:
1. 32-bit output (fpu_out) 2. Five Exceptions Invalid: Operation are like square root of a negative number, returning of NaN by default, etc., output of which does not exist. Division by zero: It is an operation on a finite operand which gives an exact infinite result for e.g., 1/0 or log (0) that returns positive or negative infinity by default. Overflow: It occurs when an operation results a very large number that can't be represented correctly i.e. which returns ±infinity by default (for round-to-nearest mode). Underflow: It occurs when an operation results very small i.e. outside the normal range and inexact by default. Inexact: It occurs whenever the result of an arithmetic operation is not exact due to the restricted exponent or precision range.
III. Blocks of Floating Point Arithmetic Unit are: 3.1 Floating Point Adder/Subtractor:
Instead of designing two identical floating point adders, the fused floating point add-subtract unit share the common logic to generate the sum and difference simultaneously. Therefore it saves more area and power consumption compared to a discrete floating point add-subtract unit. The floating point adder/subtractor is a unit which perform both addition and subtraction function. In order to add/Subtract two fractions, the associated exponents must be equal. Thus, if the exponents E 1 and E 2 are different, we must unnormalize one of the fractions and adjust the exponents accordingly. The smaller number is the one that should adjusted so that if significant digits are lost, the effect is not significant The steps required to carry out floating point addition/Subtraction are as follows 
Floating Point Multiplier:
In this section, the design of multiplier for floating point numbers is proposed. Given two floating point numbers, the product is (F1 * 2 E1 ) * (F2 * 2 E2 ) = (F1 * F2) * 2 (E1+E2) = F * 2 E The fraction part of the product is the product of the fractions, and exponent part of the product is the sum of the exponents. The general procedure for performing floating point multiplication is the following: 
Floating Point Division:
In this section, divider for floating point numbers is designed. Given two floating point numbers, the division is
The general procedure for performing floating point division is the following: 
IV. Synthesis Report
These are the final results which are obtained in the synthesis report when we are going to synthesis VHDL code of floating point unit on Virtex 5. Table 1 shows the device utilization summary for Floating point unit. The parameters such as number of slices registers, number of slice flip flop, GCLKs etc are outline in the synthesis report are as follows. In the waveforms clock defines the applied frequency to the signals. Fpu_op defines the operation to be preformed that is 0=addition,1=subtraction, 2=multiplication and 3=division. Opa1 and Opa1 defines the input operand one and input operand two respectively. The r_mode signal defines the various rounding modes (00=Round to nearest even, 01=Round-to-Zero, 10=Round-Up, 11=Round-Down. Fpu_out defines the final output of the signals. 
Simulation
VI. Conclusion And Future Work
This paper presents the implementation of single precision floating point unit which is able to perform the four mathematical operations (Addition, Subtraction, Multiplication and Division). The whole design is captured in VHDL and simulated, placed and routed on a Vertex 5 FPGA from Xilinx. The proposed design of the single precision floating point unit required less hardware than the previous designs. The amount of hardware used in the single architecture is found to be less than the sum of hardware required in individual floating point units. For future work the whole design can be implemented on vertex-6 FPGA and also other mathematical units such as exponential, logarithmic can be designed.
